

# Laser-induced Single-bit Faults in Flash Memory: Instructions Corruption on a 32-bit Microcontroller

**Brice Colombier<sup>1</sup>, Alexandre Menu<sup>2</sup>,  
Jean-Max Dutertre<sup>2</sup>, Pierre-Alain Moëllic<sup>3</sup>,  
Jean-Baptiste Rigaud<sup>2</sup> and Jean-Luc Danger<sup>4</sup>**

<sup>1</sup>Univ Lyon, UJM-Saint-Etienne, CNRS, Laboratoire Hubert Curien UMR 5516

<sup>2</sup>IMT, Mines Saint-Etienne, Centre CMP, Equipe Commune CEA Tech - Mines Saint-Etienne

<sup>3</sup>CEA Tech, Centre CMP, Equipe Commune CEA Tech - Mines Saint-Etienne

<sup>4</sup>LTCI, Télécom ParisTech, Institut Mines-télécom, Université Paris Saclay

Cryptarchi workshop

June 25<sup>th</sup>, 2019

# Fault attacks on 32-bit microcontrollers


---


### Definition: fault attacks

A fault attack consists in **disturbing the operating conditions** of a device to gain **privileged access** or **knowledge about the secret data** it handles.


### Fault injection techniques

- ▶ Global
  - ▶ Clock glitches,
  - ▶ Supply voltage glitches,
  - ▶ Underpowering,
  - ▶ ...
- ▶ Local
  - ▶ Electromagnetic,
  - ▶ **Optical**,
  - ▶ ...



**8-bit** understanding:


- attacks on cryptographic algorithms,
- register corruption and instruction skip,
- timing constraints violation.

**8-bit** understanding:

- attacks on cryptographic algorithms,
- register corruption and instruction skip,
- timing constraints violation.

**32-bit** understanding:

- **Currently:** mostly algorithmic and execution level.

**8-bit** understanding:

- › attacks on cryptographic algorithms,
- › register corruption and instruction skip,
- › timing constraints violation.

**32-bit** understanding:

- › **Currently:** mostly algorithmic and execution level.

**32-bit challenges**

- › **Bigger**, more **complex** chips,
- › **Micro-architecture:** pipeline, pre-fetch...
- › Execution timing **variability**.


# Experimental setup and preparatory work

---

A **32-bit** microcontroller:

- 2.5 x 2.5 mm.
- ARM Cortex-M3 core,
- 90 nm technology node,
- 128 kB of Flash memory,

The C source code is compiled into the **Thumb-2** instruction set.



RAM

CPU &  
LOGIC

FLASH


ANALOG

RAM

CPU &  
LOGIC


FLASH

ANALOG




## Laser bench characteristics

- Infrared (1064 nm) for **back-side** injection,
- >30 ps,
- 0-3 W,
- 3 objective lenses:
  - x5 (20  $\mu\text{m}$ ),
  - x20 (5  $\mu\text{m}$ ),
  - x100 (1  $\mu\text{m}$ ).




### Laser bench characteristics

- Infrared (1064 nm) for **back-side** injection,
- >30 ps,
- 0-3 W,
- 3 objective lenses:
  - x5 (20  $\mu\text{m}$ ),
  - x20 (5  $\mu\text{m}$ ),
  - x100 (1  $\mu\text{m}$ ).



## Laser bench characteristics

- Infrared (1064 nm) for **back-side** injection,
- >30 ps,
- 0-3 W,
- 3 objective lenses:
  - x5 (20  $\mu\text{m}$ ),
  - x20 (5  $\mu\text{m}$ ),
  - x100 (1  $\mu\text{m}$ ).




## Preparatory work (4-5 months)

- ✓ Design of a **custom** ChipWhisperer target board:
  - ✓ **Front-side** access,
  - ✓ **Back-side** access.
- ✓ Target **preparation**: **decapsulate** the chip to see the die,
- ✓ **Mechanical setup** on the laser injection bench,
- ✓ Faults **mapping**:
  - ✓ x-position,
  - ✓ y-position,
  - ✓ power,
  - ✓ duration,
  - ✓ delay,
  - ✓ **type** of fault: instruction skip, bit-set, bit-reset, bit-flip...

## Preparatory work (4-5 months)

- ✓ Design of a **custom** ChipWhisperer target board:
  - ✓ **Front-side** access,
  - ✓ **Back-side** access.
- ✓ Target **preparation**: **decapsulate** the chip to see the die,
- ✓ **Mechanical setup** on the laser injection bench,
- ✓ Faults **mapping**:
  - ✓ x-position,
  - ✓ y-position,
  - ✓ power,
  - ✓ duration,
  - ✓ delay,
  - ✓ **type** of fault: instruction skip, bit-set, bit-reset, bit-flip...



# Characterisation results

---

```
1  test_data:
2  .word 0x00000000
3  NOP
4  NOP
5  NOP
6  NOP
7  NOP
8  NOP
9  LDR R0, test_data ←
10 NOP
11 NOP
12 NOP
13 NOP
14 NOP
15 NOP
16 # Reading back R0
```



- Write a **test data** at a specific address in Flash memory,
- **Store** this value in a **known register**,
- **Read back** the register.

```
1  test_data:
2  .word 0x00000000
3  NOP
4  NOP
5  NOP
6  NOP
7  NOP
8  NOP
9  LDR R0, test_data ←
10 NOP
11 NOP
12 NOP
13 NOP
14 NOP
15 NOP
16 # Reading back R0
```

- Write a **test data** at a specific address in Flash memory,
- **Store** this value in a **known register**,
- **Read back** the register.

#### Choice of test data

- 0x00000000: bit-sets,
- 0xFFFFFFFF: bit-resets,
- 0x55555555  
0xAAAAAAAA: bit-flips.




## Fault model

Monobit-set on fetched data.

## Parameters dependency


Faulty bit depends on y position.



## Observation

Increasing the **energy** allows to fault more bits.

```
1  # Initialising registers
2  # R0, R1, R4, R5, R6, R8
3  # and R9 to 0xFFFFFFFF
4  NOP
5  NOP
6  MOVW R0, 0x0000 ←
7  MOVW R1, 0x0000 ←
8  MOVW R4, 0x0000 ←
9  MOVW R5, 0x0000 ←
10 MOVW R6, 0x0000 ←
11 MOVW R8, 0x0000 ←
12 MOVW R9, 0x0000 ←
13 NOP
14 NOP
15 # Reading back the registers
```




- 1 MOVW R0, 0x0000 ←
- 2 MOVW R1, 0x0000 ←
- 3 MOVW R4, 0x0000 ←
- 4 MOVW R5, 0x0000 ←
- 5 MOVW R6, 0x0000 ←
- 6 MOVW R8, 0x0000 ←
- 7 MOVW R9, 0x0000 ←


## Observations


- Each instruction can be faulty,
- The occurrence **always** reaches 100%,
- The delay between two optimal injection timings is always a **multiple of the clock period**
- The delay between two optimal injection timings is **not constant**.

# Physical explanation

---








### Moving along the x-axis

- Transistors of the same **BL**.
- **Same** faulty bit.

### Moving along the y-axis

- Transistors of the same **WL**.
- **Successive** faulty bits.



### Without laser shot

- **with** charges: BL to  $V_{dd}$
- **without** charges: BL to **GND**

### With laser shot

- **with** charges: BL to **GND**
- **without** charges: BL to **GND**

# Applications

---



**Constant-time** implementation with **hardened booleans**:

No **simple** side-channel attack and TRUE=0x5555, FALSE=0xAAAA.

```
1: trials = 3
2: ref_PIN[4] = {1, 2, 3, 4}
3: procedure VerifyPIN(user_PIN[4])
4:   authenticated = FALSE
5:   diff = FALSE
6:   dummy = TRUE
7:   if trials > 0 then
8:     for i ← 0 to 3 do
9:       if user_PIN[i] != ref_PIN[i] then
10:        diff = TRUE
11:       else
12:        dummy = FALSE
13:       end if
14:     end for
15:     if diff == TRUE then
16:       trials = trials - 1
17:     else
18:       authenticated = TRUE
19:     end if
20:   end if
21:   return authenticated
22: end procedure
```

**Constant-time** implementation with **hardened booleans**:No **simple** side-channel attack and TRUE=0x5555, FALSE=0xAAAA.

```
1: trials = 3
2: ref_PIN[4] = {1, 2, 3, 4}
3: procedure VerifyPIN(user_PIN[4])
4:   authenticated = FALSE
5:   diff = FALSE
6:   dummy = TRUE
7:   if trials > 0 then
8:     for i ← 0 to 3 do
9:       if user_PIN[i] != ref_PIN[i] then
10:        diff = TRUE
11:       else
12:        dummy = FALSE
13:       end if
14:     end for
15:     if diff == TRUE then
16:       trials = trials - 1
17:     else
18:       authenticated = TRUE
19:     end if
20:   end if
21:   return authenticated
22: end procedure
```

```
if (trials > 0)
{
  ...
}
```

```
CMP R3, 0
BLE address
```

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

### Reference instructions

Generic CMP	0	0	1	0	1	Rd			imm8							
CMP R3, 0	0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

### Reference instructions

Generic CMP	0	0	1	0	1	Rd			imm8								
CMP R3, 0	0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0

Perform a bit-set on the **10<sup>th</sup>** bit of the instruction: R3 → R7.

By design, R7 stores the *frame-pointer*, **always positive**.

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

### Reference instructions

Generic CMP	0	0	1	0	1	Rd	imm8										
CMP R3, 0	0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0

Perform a bit-set on the 10<sup>th</sup> bit of the instruction: R3 → R7.

By design, R7 stores the *frame-pointer*, **always positive**.

### Register corruption



CMP R7, 0	0	0	1	0	1	1	1	1	0	0	0	0	0	0	0	0
-----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

### Reference instructions

Generic CMP	0	0	1	0	1	Rd	imm8										
CMP R3, 0	0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0

Perform a bit-set on the 10<sup>th</sup> bit of the instruction: R3 → R7.  
 By design, R7 stores the *frame-pointer*, **always positive**.

### Register corruption



CMP R7, 0	0	0	1	0	1	1	1	1	0	0	0	0	0	0	0	0
-----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

### Outcome

*trials* is never compared → unlimited number of trials.

```
1: procedure ADDROUNDKEY
2:   for i ← 0 to 3 do
3:     for j ← 0 to 3 do
4:        $S_{i,j} = S_{i,j} \oplus K_{i,j}^{10}$ 
5:     end for
6:   end for
7: end procedure
```

```

1: procedure ADDROUNDKEY
2:   for i ← 0 to 3 do
3:     for j ← 0 to 3 do
4:        $S_{i,j} = S_{i,j} \oplus K_{i,j}^{10}$ 
5:     end for
6:   end for
7: end procedure

```

```

MOV R0, 0
addr_i:
MOV R1, 0
addr_j:
...
ADD R1, 1
CMP R1, 3
BLE addr_j
ADD R0, 1
CMP R0, 3
BLE addr_i

```

```

for (int i=0; i<4; i++)
{
  for (int j=0; j<4; j++)
  {
    ...
  }
}

```



bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

### Reference instructions

Generic ADD	0	0	1	1	0	Rd			imm8							
ADD R0, 1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1

Perform a bit-set on the **2<sup>nd</sup>** bit of the instruction.  
 Add **5** instead of **1** to the **loop variable**.

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

### Reference instructions

Generic ADD	0	0	1	1	0	Rd	imm8										
ADD R0, 1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1

Perform a bit-set on the 2<sup>nd</sup> bit of the instruction.  
 Add 5 instead of 1 to the **loop variable**.

### Data corruption

ADD R0, 5	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	1
-----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---



bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

### Reference instructions

Generic ADD	0	0	1	1	0	Rd	imm8									
ADD R0, 1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1

Perform a bit-set on the 2<sup>nd</sup> bit of the instruction.  
 Add 5 instead of 1 to the **loop variable**.

### Data corruption

ADD R0, 5	0	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	1
-----------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---



### Outcome

For loop exit after **one** execution only.

Faulty ciphertext byte:  $\tilde{C}_{x,y} = C_{x,y} \oplus K_{x,y}^{10}$

Fault on the **inner** for loop  
on its **first** execution.

$C_{0,0}$	$C_{1,0}$	$C_{2,0}$	$C_{3,0}$
$\tilde{C}_{0,1}$	$C_{1,1}$	$C_{2,1}$	$C_{3,1}$
$\tilde{C}_{0,2}$	$C_{1,2}$	$C_{2,2}$	$C_{3,2}$
$\tilde{C}_{0,3}$	$C_{1,3}$	$C_{2,3}$	$C_{3,3}$

Faulty ciphertext byte:  $\tilde{C}_{x,y} = C_{x,y} \oplus K_{x,y}^{10}$

Fault on the **inner** for loop  
on its **first** execution.

$C_{0,0}$	$C_{1,0}$	$C_{2,0}$	$C_{3,0}$
$\tilde{C}_{0,1}$	$C_{1,1}$	$C_{2,1}$	$C_{3,1}$
$\tilde{C}_{0,2}$	$C_{1,2}$	$C_{2,2}$	$C_{3,2}$
$\tilde{C}_{0,3}$	$C_{1,3}$	$C_{2,3}$	$C_{3,3}$

Fault on the **outer** for loop.

$C_{0,0}$	$\tilde{C}_{1,0}$	$\tilde{C}_{2,0}$	$\tilde{C}_{3,0}$
$C_{0,1}$	$\tilde{C}_{1,1}$	$\tilde{C}_{2,1}$	$\tilde{C}_{3,1}$
$C_{0,2}$	$\tilde{C}_{1,2}$	$\tilde{C}_{2,2}$	$\tilde{C}_{3,2}$
$C_{0,3}$	$\tilde{C}_{1,3}$	$\tilde{C}_{2,3}$	$\tilde{C}_{3,3}$

Faulty ciphertext byte:  $\tilde{C}_{x,y} = C_{x,y} \oplus K_{x,y}^{10}$

$C_{0,0}$	$C_{1,0}$	$C_{2,0}$	$C_{3,0}$
$\tilde{C}_{0,1}$	$C_{1,1}$	$C_{2,1}$	$C_{3,1}$
$\tilde{C}_{0,2}$	$C_{1,2}$	$C_{2,2}$	$C_{3,2}$
$\tilde{C}_{0,3}$	$C_{1,3}$	$C_{2,3}$	$C_{3,3}$

 $\oplus$ 

$C_{0,0}$	$\tilde{C}_{1,0}$	$\tilde{C}_{2,0}$	$\tilde{C}_{3,0}$
$C_{0,1}$	$\tilde{C}_{1,1}$	$\tilde{C}_{2,1}$	$\tilde{C}_{3,1}$
$C_{0,2}$	$\tilde{C}_{1,2}$	$\tilde{C}_{2,2}$	$\tilde{C}_{3,2}$
$C_{0,3}$	$\tilde{C}_{1,3}$	$\tilde{C}_{2,3}$	$\tilde{C}_{3,3}$

 $=$

Faulty ciphertext byte:  $\tilde{C}_{x,y} = C_{x,y} \oplus K_{x,y}^{10}$

$C_{0,0}$	$C_{1,0}$	$C_{2,0}$	$C_{3,0}$
$\tilde{C}_{0,1}$	$C_{1,1}$	$C_{2,1}$	$C_{3,1}$
$\tilde{C}_{0,2}$	$C_{1,2}$	$C_{2,2}$	$C_{3,2}$
$\tilde{C}_{0,3}$	$C_{1,3}$	$C_{2,3}$	$C_{3,3}$

 $\oplus$ 

$C_{0,0}$	$\tilde{C}_{1,0}$	$\tilde{C}_{2,0}$	$\tilde{C}_{3,0}$
$C_{0,1}$	$\tilde{C}_{1,1}$	$\tilde{C}_{2,1}$	$\tilde{C}_{3,1}$
$C_{0,2}$	$\tilde{C}_{1,2}$	$\tilde{C}_{2,2}$	$\tilde{C}_{3,2}$
$C_{0,3}$	$\tilde{C}_{1,3}$	$\tilde{C}_{2,3}$	$\tilde{C}_{3,3}$

 $=$ 


0	$K_{1,0}^{10}$	$K_{2,0}^{10}$	$K_{3,0}^{10}$
$K_{0,1}^{10}$	$K_{1,1}^{10}$	$K_{2,1}^{10}$	$K_{3,1}^{10}$
$K_{0,2}^{10}$	$K_{1,2}^{10}$	$K_{2,2}^{10}$	$K_{3,2}^{10}$
$K_{0,3}^{10}$	$K_{1,3}^{10}$	$K_{2,3}^{10}$	$K_{3,3}^{10}$


What then?

Only **one byte** of the 10<sup>th</sup> round-key, must be **brute-forced**.


# Conclusion

---






**Force** storage transistors to **conduct** in Flash memory.



**Force** storage transistors to **conduct** in Flash memory.


Perform a **bit-set** on a **chosen single** bit of the instruction.



**Force** storage transistors to **conduct** in Flash memory.

Perform a **bit-set** on a **chosen single** bit of the instruction.

**Always** take the first *if* branch. **Prematurely exit** the *for* loops.



**Force** storage transistors to **conduct** in Flash memory.

Perform a **bit-set** on a **chosen single** bit of the instruction.

**Always** take the first *if* branch. **Prematurely exit** the *for* loops.

**Unlimited trials** on the VerifyPIN. AES last AddRoundKey alteration.

**Possibilities**

- **Bit-set** on Flash data,
- Security level **lowering**.

**Limitations**

- **Contiguous** bits only,
- **Control-flow** alteration mostly.

**Possibilities**

- **Bit-set** on Flash data,
- Security level **lowering**.

**Limitations**

- **Contiguous** bits only,
- **Control-flow** alteration mostly.

**Perspectives:**

- Try on **other application** codes,
- Try on **protected** codes,
- Try on **other microcontrollers**,
- **Multispot** laser:
  - More **possibilities** of corruption,
  - Disable **error-detection/correction** capabilities.
- Develop **countermeasures**

**Possibilities**

- **Bit-set** on Flash data,
- Security level **lowering**.

**Limitations**

- **Contiguous** bits only,
- **Control-flow** alteration mostly.

**Perspectives:**

- Try on **other application** codes,
- Try on **protected** codes,
- Try on **other microcontrollers**,
- **Multispot** laser:
  - More **possibilities** of corruption,
  - Disable **error-detection/correction** capabilities.
- Develop **countermeasures**

— Questions? —