Laser-induced Single-bit Faults in Flash Memory: Instructions Corruption on a 32-bit Microcontroller

Brice Colombier¹, Alexandre Menu², Jean-Max Dutertre², Pierre-Alain Moëllic³, Jean-Baptiste Rigaud² and Jean-Luc Danger⁴

¹Univ Lyon, UJM-Saint-Etienne, CNRS, Laboratoire Hubert Curien UMR 5516
²IMT, Mines Saint-Etienne, Centre CMP, Equipe Commune CEA Tech - Mines Saint-Etienne
³CEA Tech, Centre CMP, Equipe Commune CEA Tech - Mines Saint-Etienne
⁴LTCI, Télécom ParisTech , Institut Mines-télécom, Université Paris Saclay

Cryptarchi workshop June 25th, 2019

Fault attacks on 32-bit microcontrollers

A fault attack consists in **disturbing the operating conditions** of a device to gain **privileged access** or **knowledge about the secret data** it handles.

Fault injection techniques







8-bit understanding:

- attacks on cryptographic algorithms,
- register corruption and instruction skip,
- timing constraints violation.



8-bit understanding:

- attacks on cryptographic algorithms,
- register corruption and instruction skip,
- timing constraints violation.

32-bit understanding:

• **Currently**: mostly algorithmic and execution level.



8-bit understanding:

- attacks on cryptographic algorithms,
- register corruption and instruction skip,
- timing constraints violation.

32-bit understanding:

• **Currently**: mostly algorithmic and execution level.

32-bit challenges

- Bigger, more complex chips,
- Micro-architecture: pipeline, pre-fetch...
- Execution timing variability.

Experimental setup and preparatory work

A **32-bit** microcontroller:

- 2.5 x 2.5 mm.
- ARM Cortex-M3 core,
- 90 nm technology node,
- 128 kB of Flash memory,

The C source code is compiled into the Thumb-2 instruction set.



RAM CPU & LOGIC

Ja 2 grade 2

FLASH

ANALOG



Experimental setup

Laser bench characteristics

- Infrared (1064 nm) for back-side injection,
- ♦ >30 ps,
- 0-3 W,
- 3 objective lenses:
 - 👂 x5 (20 μm),
 - 👂 x20 (5 μm),
 - 👂 x100 (1 μm).



Experimental setup

Laser bench characteristics

- Infrared (1064 nm) for back-side injection,
- ♦ >30 ps,
- 0-3 W,
- 3 objective lenses:
 - 👂 x5 (20 μm),
 - 👂 x20 (5 μm),
 - 👂 x100 (1 μm).



Experimental setup

Laser bench characteristics

- Infrared (1064 nm) for back-side injection,
- ♦ >30 ps,
- 0-3 W,
- 3 objective lenses:
 - 👂 x5 (20 μm),
 - 👂 x20 (5 μm),
 - 👂 x100 (1 μm).



Preparatory work (4-5 months)

- Design of a custom ChipWhisperer target board:
 - Front-side access,
 - Back-side access.
- ✓ Target preparation: decapsulate the chip to see the die,
- ✓ Mechanical setup on the laser injection bench,
- Faults mapping:
 - x-position,
 - y-position,
 - 🗸 power,
 - duration,
 - delay,
 - ✓ type of fault: instruction skip, bit-set, bit-reset, bit-flip...



Characterisation results

Characterisation code

- 1 test_data:
- 2 .word 0x0000000
- з **NOP**
- 4 **NOP**
- 5 NOP
- 6 **NOP**
- 7 NOP
- 8 NOP
- 9 LDR RO, test_data 🗲
- 10 **NOP**
- 11 NOP
- 12 **NOP**
- 13 NOP
- 14 **NOP**
- 15 **NOP**
- 16 # Reading back R0

- Write a test data at a specific address in Flash memory,
- Store this value in a known register,
- Read back the register.

Characterisation code

- 1 test_data:
- 2 .word 0x0000000
- з **NOP**
- 4 **NOP**
- 5 NOP
- 6 **NOP**
- 7 NOP
- 8 NOP
- 🤋 LDR RO, test_data 🗲
- 10 **NOP**
- 11 NOP
- 12 **NOP**
- 13 NOP
- 14 **NOP**
- 15 NOP
- 16 # Reading back RO

- Write a test data at a specific address in Flash memory,
- Store this value in a known register,
- Read back the register.

Choice of test data

- 0x00000000: bit-sets,
- OxFFFFFFFF: bit-resets,
- 0x55555555

OxAAAAAAA: bit-flips.

Faulty bit wrt. x/y position and delay



Fault model

Monobit-set on fetched data.

Parameters dependency

Faulty bit depends on y position.

Faulty bit wrt. power and duration





Observation

Increasing the energy allows to fault more bits.

Characterisation code 2

- 1 # Initialising registers
- 2 # R0, R1, R4, R5, R6, R8
- 3 # and R9 to OxFFFFFFF
- 4 **NOP**
- 5 **NOP**
- 6 MOVW RO, 0x0000 <
- 7 MOVW R1, 0x0000 🗲
- 8 MOVW R4, 0x0000 🔶
- 9 MOVW R5, 0x0000 <
- 10 MOVW R6, 0x0000 <
- 11 MOVW R8, 0x0000 **←**
- 12 MOVW R9, 0x0000
- 13 **NOP**
- 14 **NOP**
- 15 # Reading back the registers



Observations

- Each instruction can be faulty,
- The occurence always reaches 100%,
- The delay between two optimal injection timings is always a multiple of the clock period
- The delay between two optimal injection timings is **not constant**.

- 1 MOVW RO, 0x0000
- 2 MOVW R1, 0x0000 🗲
- з MOVW R4, 0х0000 🗲
- 4 MOVW R5, 0x0000
- 5 MOVW R6, 0x0000
- 6 MOVW R8, 0x0000 <
- 7 MOVW R9, 0x0000 <

Physical explanation

Physical explanation for the y-dependency



Physical explanation for the y-dependency



Physical explanation for the y-dependency



Moving along the x-axis

- Transistors of the same BL.
- Same faulty bit.

Moving along the y-axis

- Transistors of the same WL.
- Successive faulty bits.

13/23

Physical explanation for the asymmetry



Without laser shot

- with charges: BL to V_{dd}
- without charges: BL to GND

With laser shot

- with charges: BL to GND
- without charges: BL to GND

Applications

15/23

MOVW: store a 16-bit value in the lower half of a 32-bit register.

bits	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0)
------	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---	---

Reference instructions:

MOVW			1	1	1	1	0	i	1	0	0	1	0	0		im	m4		0	ir	nm	3		R	d					im	m8			
MOVW,	RO,	0	1	1	1	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Data corruption:

MOVW. RO.

Register corruption:

MOVW. R1.

Opcode corruption:

 Constant-time implementation with **hardened booleans**: No **simple** side-channel attack and TRUE=0x5555, FALSE=0xAAAA.

```
1: trials = 3
 2: ref_PIN[4] = {1, 2, 3, 4}
 3: procedure VerifyPIN(user PIN[4])
4:
        authenticated = FALSE
 5:
        diff = FALSE
6:
        dummy = TRUE
        if trials > 0 then
 7:
8:
            for i \leftarrow 0 to 3 do
9:
                if user_PIN[i] != ref_PIN[i] then
10:
                   diff = TRUE
11:
                else
12:
                   dummy = FALSE
13:
                end if
            end for
14:
15:
            if diff == TRUE then
16:
                trials = trials - 1
17:
            else
18:
                authenticated = TRUE
19:
            end if
20:
        end if
21:
        return authenticated
22: end procedure
```

16/23

Constant-time implementation with **hardened booleans**: No **simple** side-channel attack and TRUE=0x5555, FALSE=0xAAAA.

```
1: trials = 3
                                                           if (trials > 0)
 2: ref_PIN[4] = {1, 2, 3, 4}
 3: procedure VerifyPIN(user PIN[4])
                                                           {
4:
       authenticated = FALSE
                                                               . . .
 5:
       diff = FALSE
                                                           }
6:
       dummy = TRUE
 7:
       if trials > 0 then
8:
           for i \leftarrow 0 to 3 do
9:
               if user_PIN[i] != ref_PIN[i] then
10:
                  diff = TRUE
11:
               else
                                                           CMP R3. 0
12:
                  dummy = FALSE
13:
               end if
                                                           BLE address
           end for
14:
15:
           if diff == TRUE then
16:
               trials = trials - 1
17:
           else
18:
               authenticated = TRUE
19:
           end if
20:
        end if
21:
       return authenticated
22: end procedure
```

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Gen	eric (CMP	0	0	1	0	1		Rd					im	m8			
CMP	R3,	0	0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Generic CMP	0	0	1	0	1		Rd					im	m8			
CMP R3, 0	0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0

Perform a bit-set on the **10**th bit of the instruction: $R3 \Rightarrow R7$. By design, R7 stores the *frame-pointer*, **always positive**.

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Generic CMP	0	0	1	0	1		Rd					im	m8			
CMP R3, 0	0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0

Perform a bit-set on the **10**th bit of the instruction: $R3 \Rightarrow R7$. By design, R7 stores the *frame-pointer*, **always positive**.



bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Generic CMP	0	0	1	0	1		Rd					im	m8			
CMP R3, 0	0	0	1	0	1	0	1	1	0	0	0	0	0	0	0	0

Perform a bit-set on the **10**th bit of the instruction: $R3 \Rightarrow R7$. By design, R7 stores the *frame-pointer*, **always positive**.

trials is never compared **→** unlimited number of trials.



Outcome

- 1: **procedure** AddRoundKey
- 2: **for** i ← 0 to 3 **do**
- 3: **for j** ← 0 to 3 **do**
- 4: $S_{i,j} = S_{i,j} \oplus K_{i,j}^{10}$
- 5: end for
- 6: end for
- 7: end procedure

1: procedure ADDROUNDKEY2: for i \leftarrow 0 to 3 do3: for j \leftarrow 0 to 3 do4: $S_{i,j} = S_{i,j} \oplus K_{i,j}^{10}$ 5: end for6: end for7: end procedure

```
for (int i=0; i<4; i++)
{
   for (int j=0; j<4; j++)
   {
        ...
   }
}</pre>
```

- MOV RO, 0 addr_i: MOV R1, 0 addr_j:
- ADD R1, 1 CMP R1, 3 BLE addr_j ADD R0, 1 CMP R0, 3 BLE addr_i

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Generic ADD	0	0	1	1	0		Rd					im	m8			
ADD RO, 1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Generic ADD	0	0	1	1	0	Rd imm8										
ADD RO, 1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1

Perform a bit-set on the **2nd** bit of the instruction. Add **5** instead of **1** to the **loop variable**.

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Generic ADD	0	0	1	1	0		Rd imm8									
ADD RO, 1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1

Perform a bit-set on the **2**nd bit of the instruction. Add **5** instead of **1** to the **loop variable**.

 Data corruption
 ↓

 ADD RO, 5
 0
 0
 1
 0
 0
 0
 0
 0
 0
 1
 0
 1

bits	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
------	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Generic ADD	0	0	1	1	0	Rd imm8										
ADD RO, 1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	1

Perform a bit-set on the **2**nd bit of the instruction. Add **5** instead of **1** to the **loop variable**.



Outcome

For loop exit after one execution only.

Fault on the for loops

20/23

Faulty ciphertext byte:
$$\tilde{C}_{x,y} = C_{x,y} \oplus K_{x,y}^{10}$$

Fault on the **inner** for loop on its **first** execution.

C _{0,0}	C _{1,0}	C _{2,0}	<i>C</i> _{3,0}
<i>C</i> _{0,1}	C _{1,1}	C _{2,1}	C _{3,1}
<i>Č</i> _{0,2}	C _{1,2}	C _{2,2}	C _{3,2}
<i>Č</i> 0,3	C _{1,3}	C _{2,3}	C _{3,3}

Fault on the for loops

20/23

Faulty ciphertext byte:
$$\tilde{C}_{x,y} = C_{x,y} \oplus K_{x,y}^{10}$$

Fault on the **inner** for loop on its **first** execution.

<i>C</i> _{0,0}	C _{1,0}	C _{2,0}	<i>C</i> _{3,0}
<i>C</i> _{0,1}	C _{1,1}	C _{2,1}	C _{3,1}
<i>Č</i> _{0,2}	C _{1,2}	C _{2,2}	C _{3,2}
Õ _{0,3}	C _{1,3}	C _{2,3}	C _{3,3}

Fault on the **outer** for loop.



10th round-key recovery

Faulty ciphertext byte:
$$\tilde{C}_{x,y}=C_{x,y}\oplus K^{10}_{x,y}$$

10th round-key recovery

Faulty ciphertext byte:
$$\tilde{C}_{x,y} = C_{x,y} \oplus K_{x,y}^{10}$$



What then?

Only **one byte** of the 10th round-key, must be **brute-forced**.

Conclusion









Force storage transistors to conduct in Flash memory.





Force storage transistors to conduct in Flash memory.

Perform a **bit-set** on a **chosen single** bit of the instruction.





Force storage transistors to conduct in Flash memory.

Perform a **bit-set** on a **chosen single** bit of the instruction.

Always take the first *if* branch. **Prematurely exit** the *for* loops.





Force storage transistors to conduct in Flash memory.

Perform a **bit-set** on a **chosen single** bit of the instruction.

Always take the first *if* branch. **Prematurely exit** the *for* loops.

Unlimited trials on the VerifyPIN. AES last AddRoundKey alteration.

Perspectives

Possibilities

- Bit-set on Flash data,
- Security level lowering.

Limitations

- Contiguous bits only,
- Control-flow alteration mostly.

Perspectives

Possibilities

- Bit-set on Flash data,
- Security level lowering.

Limitations

- O Contiguous bits only,
- Control-flow alteration mostly.

Perspectives:

- Try on other application codes,
- Try on protected codes,
- Try on other microcontrollers,
- Multispot laser:
 - More **possibilities** of corruption,
 - Disable error-detection/correction capabilities.
- Develop countermeasures

Perspectives

Possibilities

- Bit-set on Flash data,
- Security level lowering.

Limitations

- Contiguous bits only,
- Control-flow alteration mostly.

Perspectives:

- Try on other application codes,
- Try on protected codes,
- Try on other microcontrollers,
- Multispot laser:
 - More **possibilities** of corruption,
 - O Disable error-detection/correction capabilities.
- Develop countermeasures

— Questions? —