Key reconciliation protocol application to error correction in silicon PUF responses

Brice Colombier*, Lilian Bossuet*, David Hély+

*Laboratoire Hubert Curien Saint-Étienne – France +LCIS, Grenoble Institute of Technology Valence – France

June 23, 2016

Cryptarchi workshop







SALWARE project¹





¹http://www.univ-st-etienne.fr/salware/

PUFs as unique identifiers



Different responses to the **same** challenge.

Principle:

Extract entropy from **process variations**.

Aim:

Provide a unique, per-device ID, thanks to the **inter-device** uniqueness.

Problem:

PUF responses to the same challenge change over time.

This variation depends on multiple parameters:

- PUF architecture,
- Process node,
- Aging,
- Temperature,
- Environment...

 \rightarrow It prevents the PUF response from being used as a **key**.

Assumptions and requirements

Solution:

Correct the PUF response.



Requirements for the error correction module:

- Low area,
- High correction probability.

State-of-the-art error correction for PUF responses 6/25

Several error-correcting code implementations exist:

Article	Construction and code(s)	Logic resourc Xilinx Spartan 3	ces (Xilinx Slices) Xilinx Spartan 6
2	Concatenated: Repetition and BCH		221
3	Reed-Muller		179
4	ВСН		>59
5	Concatenated: Repetition and Reed-Muller	168	

²R. Maes et al. "PUFKY: A Fully Functional PUF-Based Cryptographic Key Generator". *CHES*. 2012.

 $^3 M.$ Hiller et al. "Low-Area Reed Decoding in a Generalized Concatenated Code Construction for PUFs". *ISVLSI*. 2015.

⁴A. V. Herrewege et al. "Reverse Fuzzy Extractors: Enabling Lightweight Mutual Authentication for PUF-Enabled RFIDs". *FC*. 2012.

⁵C. Bösch et al. "Efficient Helper Data Key Extractor on FPGAs". *CHES*. 2008.

State-of-the-art error correction for PUF responses 6/25

Several error-correcting code implementations exist:

Article	Construction and code(s)	Logic resourd Xilinx Spartan 3	ces (Xilinx Slices) Xilinx Spartan 6
2	Concatenated: Repetition and BCH		221
3	Reed-Muller		179
4	ВСН		>59
5	Concatenated: Repetition and Reed-Muller	168	
This work	CASCADE protocol	69	19

²R. Maes et al. "PUFKY: A Fully Functional PUF-Based Cryptographic Key Generator". *CHES*. 2012.

 $^3 M.$ Hiller et al. "Low-Area Reed Decoding in a Generalized Concatenated Code Construction for PUFs". *ISVLSI*. 2015.

⁴A. V. Herrewege et al. "Reverse Fuzzy Extractors: Enabling Lightweight Mutual Authentication for PUF-Enabled RFIDs". *FC*. 2012.

⁵C. Bösch et al. "Efficient Helper Data Key Extractor on FPGAs". *CHES*. 2008.

Information reconciliation protocols

CASCADE introduced in 1993 by Brassard and Salvail⁶



The final key is **shorter** than the original message.

⁶G. Brassard et al. "Secret-Key Reconciliation by Public Discussion". *EUROCRYPT*. 1993.

Information reconciliation protocols

CASCADE introduced in 1993 by Brassard and Salvail⁶



The final key is **shorter** than the original message.

This could be used to derive keys from slightly different PUF responses.

⁶G. Brassard et al. "Secret-Key Reconciliation by Public Discussion". *EUROCRYPT*. 1993.

Works on **parts** of the responses that have a **different parity**.

Server

Device



Allows to correct **one error**.

After a pass, all the blocks have an **even** relative parity.

After a pass, all the blocks have an **even** relative parity. \rightarrow if an error is corrected on a bit from this block in a subsequent pass, then its relative parity becomes **odd** again.

After a pass, all the blocks have an **even** relative parity. \rightarrow if an error is corrected on a bit from this block in a subsequent pass, then its relative parity becomes **odd** again. \rightarrow **one more** error from this block can be corrected.

After a pass, all the blocks have an **even** relative parity. \rightarrow if an error is corrected on a bit from this block in a subsequent pass, then its relative parity becomes **odd** again. \rightarrow **one more** error from this block can be corrected.





Blocks of even relative parity: Ø Blocks of odd relative parity: Ø



Blocks of even relative parity: \varnothing Blocks of odd relative parity: \varnothing



Blocks of even relative parity: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15



Blocks of even relative parity: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15



Blocks of even relative parity: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15









Blocks of odd relative parity:

Ø



Blocks of even relative parity:

	0	1	2	3	4	5	6	7
· · · · · · · · · · · · · · · · · · ·	2	10	0	11	2	15	G	1

12	14	4	7	9	0	13	5















Two ways of leaking information:

- Relative parity computations,
 - 1 bit.
- CONFIRM executions on an *n*-bit block.
 - $log_2(n)$ bits.

Two ways of leaking information:

- Relative parity computations,
 - 1 bit.
- CONFIRM executions on an *n*-bit block.
 - $log_2(n)$ bits.

Example:

128-bit response,
$$\varepsilon = 0.05 \rightarrow 7$$
 errors.

- 1st pass: 8-bit blocks, 4 errors corrected.
- 2nd pass: 16-bit blocks, 3 errors corrected.

Leakage: $\frac{128}{8} + 4 \times log_2(8) + \frac{128}{16} + 3 \times log_2(16) = 48$ bits.

The final effective length of the response is 128 - 48 = **80 bits**.

What is the lower bound on the information leakage?

It is related to the conditional entropy⁷ $H(r_t|r_0) = nh(\varepsilon)$ where: ε is the error rate and *n* is the response length.

$$h(\varepsilon) = -\varepsilon . \log_2(\varepsilon) - (1 - \varepsilon) . \log_2(1 - \varepsilon)$$

The best length we can expect for the final response is then:

$$n-nh(\varepsilon)=n(1-h(\varepsilon))$$

Examples:

With a 128-bit response and a 5% error rate: 91 bits. With a 128-bit response and a 10% error rate: 67 bits.

⁷J. Martinez-Mateo et al. "Demystifying the Information Reconciliation Protocol CASCADE". (2015).

How to set the CASCADE parameters?

- Initial block size: depends on the error rate.
- Number of passes: depends on the required correction success rate.
- Block size multiplier: x2 at each pass.

How to set the CASCADE parameters?

- Initial block size: depends on the error rate.
- Number of passes: depends on the required correction success rate.
- Block size multiplier: x2 at each pass.

 \wedge ∕₽ \mathbb{A} The block size **cannot** exceed n/2. The failure rate remains too high.

How to set the CASCADE parameters?

- Initial block size: depends on the error rate.
- Number of passes: depends on the required correction success rate.
- Block size multiplier: x2 at each pass.

 \wedge ∕₽ \mathbb{A} The block size **cannot** exceed n/2. The failure rate remains too high.

Solution

Add extra passes without increasing the block size.

Several realistic PUF references:

- RO PUF in FPGA $\varepsilon = 0.9\%^8$.
- TERO PUF in FPGA $\varepsilon = 1.8\%^9$.
- SRAM PUF in ASIC $\varepsilon = 5.5\%^{10}$.

256-bit responses, aim for 128-bit security

Simulation carried out on 2 500 000 responses.

⁸A. Maiti et al. "A large scale characterization of RO-PUF". . HOST. 2010.

⁹C. Marchand et al. "Enhanced TERO-PUF Implementations and Characterization on FPGAs". *International Symposium on FPGAs*. ACM, 2016.

¹⁰M. Claes et al. "Comparison of SRAM and FF-PUF in 65nm Technology". *Nordic Conference on Secure IT Systems.* 2011.



Failure rate















From an *n*-bit response, if *t* bits are leaked, it is possible to obtain an (n-t)-bit secret key.



A **hash function** can be used for privacy amplification¹¹.

¹¹R. Impagliazzo, L.A. Levin and M. Luby, *Pseudo-random Generation from one-way functions*, **21st Annual Symposium on Theory of Computing**, 1989.

Implementation

Only **parity computations** are embedded. All other computations can be done **on the server**.



Requirements:

- Multiplexer,
- One XOR gate,
- One D flip-flop.

256-bit response:

- Xilinx Spartan 6: 19 Slices,
- Altera Cyclone V: 20 LABs.



Requirements:

- Shift register,
- One counter,
- One XOR gate,
- Two D flip-flops.

256-bit response:

Shift register already present:

- Xilinx Spartan 6: 3 Slices,
- Altera Cyclone V: 2 LABs.

IP core activation procedure:

	Server		Device <i>i</i>
at $t = 0$	Generates challenge c_i	C:	
enrolment		\rightarrow	$r_0 \leftarrow PUF(c_i)$
		$\leftarrow r_0$	
	Stores r ₀		
at $t = t_1$		C:	Requests activation
		$\xrightarrow{c_1}$	$\pi = DUE(a)$
activation	ľo	CASCADE	$T_{t_1} \leftarrow POP(c_i)$
	$K \leftarrow PA(r_{t_1})$	Privacy amplification	$K \leftarrow PA(r_{t_1})$
	Encrypts UW with K	1 2	
		$[\underline{UW}]_K$	
			Decrypts <i>UW</i> Activates by unlocking

Conclusion

Compared to existing methods:

- \rightarrow few on-chip logic resources,
- \rightarrow can reach very low failure rates,
- \rightarrow very tunable depending on the expected error-rate

Conclusion

Compared to existing methods:

- \rightarrow few on-chip logic resources,
- \rightarrow can reach very low failure rates,
- \rightarrow very tunable depending on the expected error-rate DONE/TO-DO:
 - ✓ Software model,
 - ✓ Implementation in VHDL,
 - × Tests with a real PUF: TERO-PUF
 - × Integration in the overall module.

Conclusion

Compared to existing methods:

- \rightarrow few on-chip logic resources,
- \rightarrow can reach very low failure rates,
- \rightarrow very tunable depending on the expected error-rate DONE/TO-DO:
 - ✓ Software model,
 - ✓ Implementation in VHDL,
 - × Tests with a real PUF: TERO-PUF
 - × Integration in the overall module.

- Questions? -