



Functional Locking Modules for Design Protection of Intellectual Property Cores



Brice Colombier Lilian Bossuet Hubert Curien Laboratory, UMR CNRS 5516 University of Lyon, Saint-Étienne, France b.colombier@univ-st-etienne.fr






An efficient and secure protection scheme is required

Control Processing CPU HHHHH CHHHHH THITHIM HITHER Transfer cross bar / Shared bus / Network-on-chip Processing Memory **Memory** Clock Unit unit Manager ⟨

Several common features can be leveraged to lock the SoC

Designed Locking Modules



Add **dummy start states** to the FSM to control access to the normal behaviour.

Stop progress of the program counter (PC) to lock the processor in a specified state.

Prevent the SoC from receiving new data by disabling input flipflops or latches.

Reduce the frequency of the chip, or **shut** down a clock domain.

Scramble data when it's being read from the memory to make it unreliable.

Experimental Results

Two reference designs:

- → Ethernet controller
- → Plasma CPU




Two target FPGAs:

- → Xilinx Spartan 3
- → Altera Cyclone III

Two P&R strategies:

- → area-optimized
- → speed-optimized



Xilinx Spartan 3				
Name	Area-optimized		Speed-optimized	
	Slices	F _{max (MHz)}	Slices	F _{max (MHz)}
Memory bus	1524 (+2%)	16.5 (-0%)	1818 (+2%)	40.5 (+5%)
Inputslocking	1498 (+0%)	16.3 (-1%)	1842 (+3%)	40.7 (+6%)
Clock signal	1508 (+ 1%)	16.2 (-2%)	1888 (+6%)	38.6 (+0%)
Backup & restore	1629 (+9%)	12.5 (-25%)	1918 (+8%)	24.3 (-37%)
Altera Cyclone III				
Name	Area-optimized		Speed-optimized	
	LEs	F _{max (MHz)}	LEs	F _{max (MHz)}
Memory bus	2476 (+2%)	18.42 (+4%)	3044 (+2%)	18.24 (+ 3%)
Inputslocking	2441 (+ 1%)	17.86 (+0%)	2979 (+0%)	17.91 (+ 1%)
Clock signal	2431 (+0%)	18.09 (+2%)	2906 (-2%)	17.57 (-1%)
Plasma CPU				

Conclusion:

Rhône-Alpes

- → Several common features can be identified on a SoC,
- → These features can be used to efficiently lock the SoC,
- → Associated with a strong authentication protocol, they are a powerful protection scheme.

To do:

- Measure locking efficiency
- Implement a lightweight authentication scheme
- Integrate the system into real-life designs
- Evaluate resilience to side-channel attacks

